logo-polimi
Loading...
Degree programme
Programme Structure
Show/Search Programme
Degree Programme
Quantitative data
International context
Customized Schedule
Your customized time schedule has been disabled
Enable
Search
Search a Lecturer
Lecturer's activities
Search a Course
Search a Course (system prior D.M. n. 509)
Search Lessons taught in English
Information on didactic, research and institutional assignments on this page are certified by the University; more information, prepared by the lecturer, are available on the personal web page and in the curriculum vitae indicated on this webpage.
Information
LecturerCassano Luca Maria
QualificationAssociate professor full time
Belonging DepartmentDipartimento di Elettronica, Informazione e Bioingegneria
Scientific-Disciplinary SectorIINF-05/A - Information Processing Systems
Curriculum VitaeDownload CV (1.89Mb - 16/05/2023)
OrcIDhttps://orcid.org/0000-0003-3824-7714

Contacts
Office hours
DepartmentFloorOfficeDayTimetableTelephoneFaxNotes
Dipartimento di Elettronica, Informazione e BioingegneriaPrimo23TuesdayFrom 14:00
To 17:00
---------
E-mailluca.cassano@polimi.it
Personal websitehttp://cassano.faculty.polimi.it/index.html

Data source: RE.PUBLIC@POLIMI - Research Publications at Politecnico di Milano

List of publications and reserach products for the year 2025
No product yet registered in the year 2025


List of publications and reserach products for the year 2024 (Show all details | Hide all details)
Type Title of the Publicaiton/Product
Conference proceedings
An Experimental Comparison of RISC-V Processors: Performance, Power, Area and Security - Special Session Paper- (Show >>)
Cross-Layer Reliability Analysis of NVDLA Accelerators: Exploring the Configuration Space (Show >>)
Lightweight Instrumentation for Accurate Performance Monitoring in RTOSes (Show >>)
Range Restriction to Harden CNNs Against Hardware Faults: A Broad Empirical Analysis (Show >>)
Journal Articles
Resilience of deep learning applications: A systematic literature review of analysis and hardening techniques (Show >>)


List of publications and reserach products for the year 2023 (Show all details | Hide all details)
Type Title of the Publicaiton/Product
Conference proceedings
Analyzing the Reliability of Alternative Convolution Implementations for Deep Learning Applications (Show >>)
Built-in Software Obfuscation for Protecting Microprocessors against Hardware Trojan Horses (Show >>)
Improving the Detection of Hardware Trojan Horses in Microprocessors via Hamming Codes (Show >>)
Towards dependable RISC-V cores for edge computing devices (Show >>)
Journal Articles
Fast and Accurate Error Simulation for CNNs Against Soft Errors (Show >>)
Optimizing the Use of Behavioral Locking for High-Level Synthesis (Show >>)


List of publications and reserach products for the year 2022 (Show all details | Hide all details)
Type Title of the Publicaiton/Product
Conference proceedings
Dependability of Alternative Computing Paradigms for Machine Learning: hype or hope? (Show >>)
Is RISC-V ready for Space? A Security Perspective (Show >>)
On the optimization of Software Obfuscation against Hardware Trojans in Microprocessors (Show >>)
Selective Hardening of CNNs based on Layer Vulnerability Estimation (Show >>)
Journal Articles
A Runtime Resource Management and Provisioning Middleware for Fog Computing Infrastructures (Show >>)
Approximation-Based Fault Tolerance in Image Processing Applications (Show >>)
DETON: DEfeating hardware Trojan horses in microprocessors through software ObfuscatioN (Show >>)
Design of Fault-Tolerant Distributed Cyber-Physical Systems for Smart Environments (Show >>)
Fault Impact Estimation for Lightweight Fault Detection in Image Filtering (Show >>)
Is your FPGA bitstream Hardware Trojan-free? Machine learning can provide an answer (Show >>)
Processor Security: Detecting Microarchitectural Attacks via Count-Min Sketches (Show >>)


List of publications and reserach products for the year 2021 (Show all details | Hide all details)
Type Title of the Publicaiton/Product
Conference proceedings
A Lightweight Security Checking Module to Protect Microprocessors against Hardware Trojan Horses (Show >>)
Usability-based Cross-Layer Reliability Evaluation of Image Processing Applications (Show >>)
Journal Articles
Securing RSA hardware accelerators through residue checking (Show >>)
manifesti v. 3.9.3 / 3.9.3
Area Servizi ICT
30/04/2025