With this function you can construct your weekly calendar of lessons, which is customized on the basis of the courses that you intend to follow. Warning: the personal schedule does not replace the presentation of the study plan! It's an informal tool that can help you better manage the organization of class attendance before the study plan presentation. After the study plan presentation we recommend you to use the Lecture timetable service in your Online Services.
To create your customized schedule follow these instructions:
- Click on the "Enable" link to proceed. You will be asked your surname and first name in order to determine your alphabetic grouping.
-
To add or remove courses from your personal schedule, use the small icons which are found next to the courses:
addition of the course
removal of the course
selection of the section of the Laboratory of Architecture (Note: the effective area in which the teaching will be carried out will be determined after the presentation of the Study Plans)
-
The sidebar on the left displays the number of lessons included in schedule.
There are also these commands:
View the schedule: allows the viewing of the weekly synoptic schedule
Delete the schedule: cancels the selections made
When you have finished the entry, you can print the calendar you have made.
Semester (Sem) | 1 | First Semester | 2 | Second Semester | A | Annual course | (1) | First Half-semester | (2) | Second Half-semester |
Language
|
|
Course completely offered in italian
|
|
Course completely offered in english
|
--
|
Not available
|
Note on the teaching activities
|
In case of structured courses taught by more lecturers, the number of students enrolled is related to the individual lecturer module, while the students opinion of the teaching is related to the course as a whole.
The data related to the last academic years (number of students enrolled and students opinion of the teaching) have not yet been defined.
|
|
Information on didactic, research and institutional assignments on this page are certified by the University; more information, prepared by the lecturer, are available on the personal web page and in the curriculum vitae indicated on this webpage.
List of publications and reserach products for the year 2025 |
No product yet registered in the year 2025 |
List of publications and reserach products for the year 2024 (Show all details | Hide all details) |
Type |
Title of the Publicaiton/Product |
Conference proceedings |
An Experimental Comparison of RISC-V Processors: Performance, Power, Area and Security - Special Session Paper- (Show >>)(Hide <<)
|
Author/s |
Lazzeri, Elia; Forlin, Bruno Endres; Furano, Gianluca; Ottavi, Marco; Cassano, Luca |
Title of the convention |
37th IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, DFT 2024 |
Location of the convention |
Harwell Campus in Oxfordshire, gbr |
Period of the convention |
2024 |
Title of the review |
--
|
Pages |
1 - 6 |
Item link |
http://hdl.handle.net/11311/1286074 |
|
Cross-Layer Reliability Analysis of NVDLA Accelerators: Exploring the Configuration Space (Show >>)(Hide <<)
|
Author/s |
Veronesi, A.; Nazzari, A.; Passarello, D.; Krstic, M.; Favalli, M.; Cassano, L.; Miele, A.; Bertozzi, D.; Bolchini, C. |
Title of the convention |
29th IEEE European Test Symposium, ETS 2024 |
Location of the convention |
The Hague, NL |
Period of the convention |
2024 |
Title of the review |
--
|
Pages |
1 - 6 |
Item link |
http://hdl.handle.net/11311/1275977 |
|
Lightweight Instrumentation for Accurate Performance Monitoring in RTOSes (Show >>)(Hide <<)
|
Author/s |
Forlin, Bruno; Chen, Kuan-Hsun; Alachiotis, Nikolaos; Cassano, Luca; Ottavi, Marco |
Title of the convention |
2024 Design, Automation and Test in Europe Conference and Exhibition, DATE 2024 |
Location of the convention |
Valencia, Spain |
Period of the convention |
25-27 March 2024 |
Title of the review |
--
|
Pages |
1 - 2 |
Item link |
http://hdl.handle.net/11311/1275997 |
|
Range Restriction to Harden CNNs Against Hardware Faults: A Broad Empirical Analysis (Show >>)(Hide <<)
|
Author/s |
Bolchini, C.; Cassano, L.; Miele, A.; Passarella, D. |
Title of the convention |
37th IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, DFT 2024 |
Location of the convention |
Harwell Campus in Oxfordshire, Great Britain |
Period of the convention |
8/10/2024 - 10/10/2024 |
Title of the review |
--
|
Pages |
1 - 6 |
Item link |
http://hdl.handle.net/11311/1284006 |
|
Journal Articles |
Resilience of deep learning applications: A systematic literature review of analysis and hardening techniques (Show >>)(Hide <<)
|
Author/s |
Bolchini, Cristiana; Cassano, Luca; Miele, Antonio |
Title of the review |
COMPUTER SCIENCE REVIEW (ISSN: 1574-0137) |
Volume |
54 |
Brochure |
-- |
Pages |
1 - 21 |
Item link |
http://hdl.handle.net/11311/1276143 |
|
List of publications and reserach products for the year 2023 (Show all details | Hide all details) |
Type |
Title of the Publicaiton/Product |
Conference proceedings |
Analyzing the Reliability of Alternative Convolution Implementations for Deep Learning Applications (Show >>)(Hide <<)
|
Author/s |
Bolchini, C.; Cassano, L.; Miele, A.; Nazzari, A.; Passarello, D. |
Title of the convention |
36th IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, DFT 2023 |
Location of the convention |
Juan-Les-Pins, France |
Period of the convention |
3/10/2023 - 5/10/2023 |
Title of the review |
--
|
Pages |
1 - 6 |
Item link |
http://hdl.handle.net/11311/1259389 |
|
Built-in Software Obfuscation for Protecting Microprocessors against Hardware Trojan Horses (Show >>)(Hide <<)
|
Author/s |
Palumbo, Alessandro; Ottavi, Marco; Cassano, Luca |
Title of the convention |
IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT) |
Location of the convention |
Juan-les-Pins, France |
Title of the review |
--
|
Pages |
1 - 6 |
Item link |
http://hdl.handle.net/11311/1258253 |
|
Improving the Detection of Hardware Trojan Horses in Microprocessors via Hamming Codes (Show >>)(Hide <<)
|
Author/s |
Palumbo, Alessandro; Cassano, Luca; Reviriego, Pedro; Ottavi, Marco |
Title of the convention |
IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT) |
Location of the convention |
Juan-Les-Pins, France |
Title of the review |
--
|
Pages |
1 - 6 |
Item link |
http://hdl.handle.net/11311/1258251 |
|
Towards dependable RISC-V cores for edge computing devices (Show >>)(Hide <<)
|
Author/s |
Nikiema, Pr; Palumbo, A; Aasma, A; Cassano, L; Kritikakou, A; Kulmala, A; Lukkarila, J; Ottavi, M; Psiakis, R; Traiola, M |
Title of the convention |
IEEE 29th International Symposium on On-Line Testing and Robust System Design (IOLTS) |
Location of the convention |
Chania (Crete), Greece |
Title of the review |
--
|
Pages |
1 - 7 |
Item link |
http://hdl.handle.net/11311/1258249 |
|
Journal Articles |
Fast and Accurate Error Simulation for CNNs Against Soft Errors (Show >>)(Hide <<)
|
Author/s |
Bolchini, C.; Cassano, L.; Miele, A.; Toschi, A. |
Title of the review |
IEEE TRANSACTIONS ON COMPUTERS (ISSN: 0018-9340) |
Volume |
72 |
Brochure |
4 |
Pages |
984 - 997 |
Item link |
http://hdl.handle.net/11311/1239377 |
|
Optimizing the Use of Behavioral Locking for High-Level Synthesis (Show >>)(Hide <<)
|
Author/s |
Pilato, C.; Collini, L.; Cassano, L.; Sciuto, D.; Garg, S.; Karri, R. |
Title of the review |
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (ISSN: 0278-0070) |
Volume |
42 |
Brochure |
2 |
Pages |
462 - 472 |
Item link |
http://hdl.handle.net/11311/1227117 |
|
List of publications and reserach products for the year 2022 (Show all details | Hide all details) |
Type |
Title of the Publicaiton/Product |
Conference proceedings |
Dependability of Alternative Computing Paradigms for Machine Learning: hype or hope? (Show >>)(Hide <<)
|
Author/s |
Bolchini, C.; Bosio, A.; Cassano, L.; Deveautour, B.; Natale, G. D.; Miele, A.; O'Connor, I.; Vatajelu, I. |
Title of the convention |
25th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2022 |
Location of the convention |
Praga, Repubblica Ceca |
Period of the convention |
06/04/2022 - 08/04/2022 |
Title of the review |
--
|
Pages |
7 - 13 |
Item link |
http://hdl.handle.net/11311/1230508 |
|
Author/s |
Cassano, Luca; Mascio, Stefano Di; Palumbo, Alessandro; Menicucci, Alessandra; Furano, Gianluca; Bianchi, Giuseppe; Ottavi, Marco |
Title of the convention |
2022 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT) |
Location of the convention |
Austin, Texas, USA |
Title of the review |
--
|
Pages |
1 - 6 |
Item link |
http://hdl.handle.net/11311/1231743 |
|
On the optimization of Software Obfuscation against Hardware Trojans in Microprocessors (Show >>)(Hide <<)
|
Author/s |
Cassano, L; Lazzeri, E; Litovchenko, N; Di Natale, G |
Title of the convention |
2022 25th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS) |
Location of the convention |
Prague, Czech Republic |
Title of the review |
--
|
Pages |
172 - 177 |
Item link |
http://hdl.handle.net/11311/1231747 |
|
Selective Hardening of CNNs based on Layer Vulnerability Estimation (Show >>)(Hide <<)
|
Author/s |
Bolchini, C.; Cassano, L.; Miele, A.; Nazzari, A. |
Title of the convention |
35th IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, DFT 2022 |
Location of the convention |
Austin, TX, USA |
Period of the convention |
19/10/2022 - 21/10/2022 |
Title of the review |
--
|
Pages |
1 - 6 |
Item link |
http://hdl.handle.net/11311/1230506 |
|
Journal Articles |
A Runtime Resource Management and Provisioning Middleware for Fog Computing Infrastructures (Show >>)(Hide <<)
|
Author/s |
Miele, Antonio; Zárate, Henry; Cassano, Luca; Bolchini, Cristiana; Ortiz, Jorge E. |
Title of the review |
ACM TRANSACTIONS ON THE INTERNET OF THINGS (ISSN: 2691-1914) |
Volume |
3 |
Brochure |
3 |
Pages |
1 - 29 |
Item link |
http://hdl.handle.net/11311/1223458 |
|
Approximation-Based Fault Tolerance in Image Processing Applications (Show >>)(Hide <<)
|
Author/s |
Biasielli, M.; Bolchini, C.; Cassano, L.; Mazzeo, A.; Miele, A. |
Title of the review |
IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING (ISSN: 2168-6750) |
Volume |
10 |
Brochure |
2 |
Pages |
648 - 661 |
Item link |
http://hdl.handle.net/11311/1230509 |
|
DETON: DEfeating hardware Trojan horses in microprocessors through software ObfuscatioN (Show >>)(Hide <<)
|
Author/s |
Cassano, L; Iamundo, M; Lopez, Ta; Nazzari, A; Di Natale, G |
Title of the review |
JOURNAL OF SYSTEMS ARCHITECTURE (ISSN: 1383-7621) |
Volume |
129 |
Brochure |
-- |
Pages |
1 - 11 |
Item link |
http://hdl.handle.net/11311/1231733 |
|
Design of Fault-Tolerant Distributed Cyber-Physical Systems for Smart Environments (Show >>)(Hide <<)
|
Author/s |
Cassano, L.; Miele, A.; Mione, F.; Tonellotto, N.; Vallati, C. |
Title of the review |
IEEE EMBEDDED SYSTEMS LETTERS (ISSN: 1943-0663) |
Volume |
14 |
Brochure |
2 |
Pages |
79 - 82 |
Item link |
http://hdl.handle.net/11311/1230505 |
|
Fault Impact Estimation for Lightweight Fault Detection in Image Filtering (Show >>)(Hide <<)
|
Author/s |
Bolchini, C.; Boracchi, G.; Cassano, L.; Miele, A.; Stucchi, D. |
Title of the review |
IEEE TRANSACTIONS ON COMPUTERS (ISSN: 0018-9340) |
Volume |
71 |
Brochure |
2 |
Pages |
282 - 295 |
Item link |
http://hdl.handle.net/11311/1158407 |
|
Is your FPGA bitstream Hardware Trojan-free? Machine learning can provide an answer (Show >>)(Hide <<)
|
Author/s |
Palumbo, A; Cassano, L; Luzzi, B; Hernandez, Ja; Reviriego, P; Bianchi, G; Ottavi, M |
Title of the review |
JOURNAL OF SYSTEMS ARCHITECTURE (ISSN: 1383-7621) |
Volume |
128 |
Brochure |
-- |
Pages |
1 - 9 |
Item link |
http://hdl.handle.net/11311/1231736 |
|
Processor Security: Detecting Microarchitectural Attacks via Count-Min Sketches (Show >>)(Hide <<)
|
Author/s |
Arikan, K; Palumbo, A; Cassano, L; Reviriego, P; Pontarelli, S; Bianchi, G; Ergin, O; Ottavi, M |
Title of the review |
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (ISSN: 1063-8210) |
Volume |
30 |
Brochure |
7 |
Pages |
938 - 951 |
Item link |
http://hdl.handle.net/11311/1231738 |
|
List of publications and reserach products for the year 2021 (Show all details | Hide all details) |
Type |
Title of the Publicaiton/Product |
Conference proceedings |
A Lightweight Security Checking Module to Protect Microprocessors against Hardware Trojan Horses (Show >>)(Hide <<)
|
Author/s |
Palumbo, Alessandro; Cassano, Luca; Reviriego, Pedro; Bianchi, Giuseppe; Ottavi, Marco |
Title of the convention |
2021 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT) |
Location of the convention |
Online |
Title of the review |
--
|
Pages |
1 - 6 |
Item link |
http://hdl.handle.net/11311/1204477 |
|
Usability-based Cross-Layer Reliability Evaluation of Image Processing Applications (Show >>)(Hide <<)
|
Author/s |
Bolchini, Cristiana; Cassano, Luca; Mazzeo, Andrea; Miele, Antonio |
Title of the convention |
2021 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT) |
Location of the convention |
virtuale |
Title of the review |
--
|
Pages |
1 - 6 |
Item link |
http://hdl.handle.net/11311/1210881 |
|
Journal Articles |
Securing RSA hardware accelerators through residue checking (Show >>)(Hide <<)
|
Author/s |
Lasheras, Ana; Canal, Ramon; Rodríguez, Eva; Cassano, Luca |
Title of the review |
MICROELECTRONICS RELIABILITY (ISSN: 0026-2714) |
Volume |
116 |
Brochure |
-- |
Pages |
1 - 10 |
Item link |
http://hdl.handle.net/11311/1158581 |
|
|
|